# **FPGA Applications** on Nautilus: Physics Example

Mohammad Sada and Elham E Khoda

Sixth National Research Platform (6NRP) Workshop January 28th, 2025

CENTER

UC San Diego



### **Setup Instruction**

### We will use Jupyterhub for this session!

**Follow instruction on GitHub:** https://github.com/nrp-nautilus/6nrp-hls4ml/tree/main

### **JupyterHub link:**

- <u>https://6nrp.nrp-nautilus.io/</u>
- Log in with your university credentials via CILogon

### Open and start running through "<u>02 hls conversion.ipynb</u>" !

Run all the cells









Field Programmable Gate Arrays (FPGAs) are reprogrammable integrated circuits

- Contain many different building blocks ('resources') which are connected together as you desire
- Originally popular for prototyping ASICs, but now also for high performance computing

#### Building blocks:

- Multiplier units (DSPs) [arithmetic]
- Look Up Tables (LUTs) [logic]
- Flip-flops (FFs)
- [registers] - Block RAMs (BRAMs) [memory]









- Run at high frequency O(100 MHz)
  - Can compute outputs in O(ns)
- Low-level Hardware Description Language for programming Verilog/VHDL
- Possible to translate  $C/C++ \rightarrow Verilog/VHDL$  using High Level Synthesis (HLS) tools

### Building blocks:

- Multiplier units (DSPs) [arithmetic]
- Look Up Tables (LUTs) [logic]
- Flip-flops (FFs)
- [registers] - Block RAMs (BRAMs) [memory]









- **DSPs** (Digital Signal Processor) are specialized units for multiplication and arithmetic
- DSPs are often the most scarce for NNs
- Faster and more efficient than using LUTs for these types of operations

#### Building blocks:

- Multiplier units (DSPs) [arithmetic]
- Look Up Tables (LUTs) [logic]
- Flip-flops (FFs)
- [registers] - Block RAMs (BRAMs) [memory]







- Logic cells / Look Up Tables perform arbitrary functional operations on small bit-width inputs (2-6)
  - boolean, arithmetic
  - small memories
- Flip-Flops register data in time with the clock pulse

#### Building blocks:

- Multiplier units (DSPs) [arithmetic]
- Look Up Tables (LUTs) [logic]
- Flip-flops (FFs)
- [registers] - Block RAMs (BRAMs) [memory]







## **FPGA Programming**





## **Neural Network Inference on FPGA**





#### Credit: Dylan Rankin





## **Neural Network Inference on FPGA**



Elham E Khoda and Mohammad Sada — Particle Physics Application with hls4ml



Credit: Dylan Rankin





## Neural Network Inference on FPGA





#### LUTs, FFs, BRAMs

Credit: Dylan Rankin





<u>hls4ml</u> for scie





Elham E Khoda and Mohammad Sada — Particle Physics Application with hls4ml

#### JINST 13, P07027 (2018)









11







Elham E Khoda and Mohammad Sada — Particle Physics Application with hls4ml

#### JINST 13, P07027 (2018)



**FPGA** flow

**ASIC** flow



11







Elham E Khoda and Mohammad Sada — Particle Physics Application with hls4ml

#### JINST 13, P07027 (2018)





**FPGA** flow



**ASIC** flow





## **High-Level Syntenthesis for Machine Learning**



### A software interface for implementing Neural Networks on an FPAG

Elham E Khoda and Mohammad Sada — Particle Physics Application with hls4ml

https://fastmachinelearning.org/hls4ml/ arXiv:2103.05579

• Supports many common layer like DNN, CNN, RNN, GNN, Transformers, etc. • Support for different backends: Vivado/Vitis, oneAPI, Catapult, Quartus, etc

> **Official hls4ml tutorials:** https://fastmachinelearning.org/hls4ml-tutorial/README.html



12

**Example Case Study:** Physics Application

Particle physics Jet classification



## **Physics Case: Particle collisions**







## **Physics Case: Jet tagging**

Study a <u>multi-classification task to be implemented on FPGA</u>: discrimination between highly energetic (boosted) q, g, W, Z, t initiated jets

*Jet* = collimated 'spray' of particles



Reconstructed as one massive jet with substructure

Elham E Khoda and Mohammad Sada — Particle Physics Application with hls4ml



15

## **Physics Case: Jet tagging**



t→bW→bqq







Elham E Khoda and Mohammad Sada — Particle Physics Application with hls4ml

#### q/g background





### **Follow instruction on GitHub:** https://github.com/nrp-nautilus/6nrp-hls4ml/tree/main

### **JupyterHub link:**

- <u>https://6nrp.nrp-nautilus.io/</u>
- Log in with your university credentials via CILogon





## **Extra Slides**

### Quantization

#### Quantization – Reducing the bit precision used for NN arithmetic

#### Why this is necessary?

- Floating-point operations (32 bit numbers) on an FPGA consumes large resources
- Not necessary to do it for desired performance
- hls4ml uses fixed-point representation for all computations
  - Operations are integer ops, but we can represent fractional values



**Elham E Khoda and Mohammad Sada** — Particle Physics Application with hls4ml

# 0101.1011101010

fractional

width





## Parallelization

- Trade-off between latency and FPGA resource usage determined by the parallelization of the calculations in each layer
- Configure the "reuse factor" = number of times a multiplier is used to do a computation



**Elham E Khoda and Mohammad Sada** — Particle Physics Application with hls4ml

Fewer resources,

**Higher latency** 

Lower throughput,



use 2 multipliers 2 times eac

use 4 multipliers 1 time each

More resources Higher throughput, Lower latency



## **High-Level Synthesis for Machine Learning**





